




Evt 10 Time mcm 2000 chip 0 chan 0 34611-gain0-shaper7




Evt 10 Time mcm 2000 chip 0 chan 1 34611-gain0-shaper7




Evt 10 Time mcm 2000 chip 0 chan 2 34611-gain0-shaper7




Evt 10 Time mcm 2000 chip 0 chan 3 34611-gain0-shaper7




Evt 10 Time mcm 2000 chip 0 chan 4 34611-gain0-shaper7




Evt 10 Time mcm 2000 chip 0 chan 5 34611-gain0-shaper7




Evt 10 Time mcm 2000 chip 0 chan 6 34611-gain0-shaper7




Evt 10 Time mcm 2000 chip 0 chan 7 34611-gain0-shaper7




Evt 10 Time mcm 2000 chip 0 chan 8 34611-gain0-shaper7




Evt 10 Time mcm 2000 chip 0 chan 9 34611-gain0-shaper7




Evt 10 Time mcm 2000 chip 0 chan 10 34611-gain0-shaper7




Evt 10 Time mcm 2000 chip 0 chan 11 34611-gain0-shaper7




Evt 10 Time mcm 2000 chip 0 chan 12 34611-gain0-shaper7



Evt 10 Time mcm 2000 chip 0 chan 13 34611-gain0-shaper7



Evt 10 Time mcm 2000 chip 0 chan 14 34611-gain0-shaper7



Evt 10 Time mcm 2000 chip 0 chan 15 34611-gain0-shaper7

