




Evt 10 Time mcm 2000 chip 0 chan 0 34612-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 1 34612-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 2 34612-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 3 34612-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 4 34612-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 5 34612-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 6 34612-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 7 34612-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 8 34612-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 9 34612-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 10 34612-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 11 34612-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 12 34612-gain0-shaper0



Evt 10 Time mcm 2000 chip 0 chan 13 34612-gain0-shaper0



Evt 10 Time mcm 2000 chip 0 chan 14 34612-gain0-shaper0



Evt 10 Time mcm 2000 chip 0 chan 15 34612-gain0-shaper0

