




Evt 20 Time mcm 2000 chip 0 chan 0 34603-gain0-shaper0




Evt 20 Time mcm 2000 chip 0 chan 1 34603-gain0-shaper0




Evt 20 Time mcm 2000 chip 0 chan 2 34603-gain0-shaper0




Evt 20 Time mcm 2000 chip 0 chan 3 34603-gain0-shaper0




Evt 20 Time mcm 2000 chip 0 chan 4 34603-gain0-shaper0




Evt 20 Time mcm 2000 chip 0 chan 5 34603-gain0-shaper0




Evt 20 Time mcm 2000 chip 0 chan 6 34603-gain0-shaper0




Evt 20 Time mcm 2000 chip 0 chan 7 34603-gain0-shaper0




Evt 20 Time mcm 2000 chip 0 chan 8 34603-gain0-shaper0




Evt 20 Time mcm 2000 chip 0 chan 9 34603-gain0-shaper0




Evt 20 Time mcm 2000 chip 0 chan 10 34603-gain0-shaper0




Evt 20 Time mcm 2000 chip 0 chan 11 34603-gain0-shaper0




Evt 20 Time mcm 2000 chip 0 chan 12 34603-gain0-shaper0



Evt 20 Time mcm 2000 chip 0 chan 13 34603-gain0-shaper0



Evt 20 Time mcm 2000 chip 0 chan 14 34603-gain0-shaper0



Evt 20 Time mcm 2000 chip 0 chan 15 34603-gain0-shaper0

