




Evt 10 Time mcm 2000 chip 0 chan 0 34623-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 1 34623-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 2 34623-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 3 34623-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 4 34623-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 5 34623-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 6 34623-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 7 34623-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 8 34623-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 9 34623-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 10 34623-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 11 34623-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 12 34623-gain0-shaper0



Evt 10 Time mcm 2000 chip 0 chan 13 34623-gain0-shaper0



Evt 10 Time mcm 2000 chip 0 chan 14 34623-gain0-shaper0



Evt 10 Time mcm 2000 chip 0 chan 15 34623-gain0-shaper0

