




Evt 10 Time mcm 2000 chip 0 chan 0 34643-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 1 34643-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 2 34643-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 3 34643-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 4 34643-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 5 34643-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 6 34643-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 7 34643-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 8 34643-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 9 34643-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 10 34643-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 11 34643-gain0-shaper0




Evt 10 Time mcm 2000 chip 0 chan 12 34643-gain0-shaper0



Evt 10 Time mcm 2000 chip 0 chan 13 34643-gain0-shaper0



Evt 10 Time mcm 2000 chip 0 chan 14 34643-gain0-shaper0



Evt 10 Time mcm 2000 chip 0 chan 15 34643-gain0-shaper0

