




Run 18 Evt 5 Time mcm 0 chip 0 chan 0 ramps-1




Run 18 Evt 5 Time mcm 0 chip 0 chan 1 ramps-1




Run 18 Evt 5 Time mcm 0 chip 0 chan 2 ramps-1




Run 18 Evt 5 Time mcm 0 chip 0 chan 3 ramps-1




Run 18 Evt 5 Time mcm 0 chip 0 chan 4 ramps-1




Run 18 Evt 5 Time mcm 0 chip 0 chan 5 ramps-1




Run 18 Evt 5 Time mcm 0 chip 0 chan 6 ramps-1




Run 18 Evt 5 Time mcm 0 chip 0 chan 7 ramps-1




Run 18 Evt 5 Time mcm 0 chip 0 chan 8 ramps-1




Run 18 Evt 5 Time mcm 0 chip 0 chan 9 ramps-1




Run 18 Evt 5 Time mcm 0 chip 0 chan 10 ramps-1




Run 18 Evt 5 Time mcm 0 chip 0 chan 11 ramps-1




Run 18 Evt 5 Time mcm 0 chip 0 chan 12 ramps-1




Run 18 Evt 5 Time mcm 0 chip 0 chan 13 ramps-1




Run 18 Evt 5 Time mcm 0 chip 0 chan 14 ramps-1




Run 18 Evt 5 Time mcm 0 chip 0 chan 15 ramps-1




Run 18 Evt 5 Time mcm 0 chip 1 chan 0 ramps-1




Run 18 Evt 5 Time mcm 0 chip 1 chan 1 ramps-1




Run 18 Evt 5 Time mcm 0 chip 1 chan 2 ramps-1




Run 18 Evt 5 Time mcm 0 chip 1 chan 3 ramps-1




Run 18 Evt 5 Time mcm 0 chip 1 chan 4 ramps-1




Run 18 Evt 5 Time mcm 0 chip 1 chan 5 ramps-1




Run 18 Evt 5 Time mcm 0 chip 1 chan 6 ramps-1




Run 18 Evt 5 Time mcm 0 chip 1 chan 7 ramps-1




Run 18 Evt 5 Time mcm 0 chip 1 chan 8 ramps-1




Run 18 Evt 5 Time mcm 0 chip 1 chan 9 ramps-1




Run 18 Evt 5 Time mcm 0 chip 1 chan 10 ramps-1




Run 18 Evt 5 Time mcm 0 chip 1 chan 11 ramps-1




Run 18 Evt 5 Time mcm 0 chip 1 chan 12 ramps-1




Run 18 Evt 5 Time mcm 0 chip 1 chan 13 ramps-1




Run 18 Evt 5 Time mcm 0 chip 1 chan 14 ramps-1




Run 18 Evt 5 Time mcm 0 chip 1 chan 15 ramps-1




Run 18 Evt 5 Time mcm 0 chip 2 chan 0 ramps-1




Run 18 Evt 5 Time mcm 0 chip 2 chan 1 ramps-1




Run 18 Evt 5 Time mcm 0 chip 2 chan 2 ramps-1




Run 18 Evt 5 Time mcm 0 chip 2 chan 3 ramps-1




Run 18 Evt 5 Time mcm 0 chip 2 chan 4 ramps-1




Run 18 Evt 5 Time mcm 0 chip 2 chan 5 ramps-1




Run 18 Evt 5 Time mcm 0 chip 2 chan 6 ramps-1




Run 18 Evt 5 Time mcm 0 chip 2 chan 7 ramps-1




Run 18 Evt 5 Time mcm 0 chip 2 chan 8 ramps-1




Run 18 Evt 5 Time mcm 0 chip 2 chan 9 ramps-1




Run 18 Evt 5 Time mcm 0 chip 2 chan 10 ramps-1




Run 18 Evt 5 Time mcm 0 chip 2 chan 11 ramps-1




Run 18 Evt 5 Time mcm 0 chip 2 chan 12 ramps-1




Run 18 Evt 5 Time mcm 0 chip 2 chan 13 ramps-1




Run 18 Evt 5 Time mcm 0 chip 2 chan 14 ramps-1




Run 18 Evt 5 Time mcm 0 chip 2 chan 15 ramps-1




Run 18 Evt 5 Time mcm 0 chip 3 chan 0 ramps-1




Run 18 Evt 5 Time mcm 0 chip 3 chan 1 ramps-1




Run 18 Evt 5 Time mcm 0 chip 3 chan 2 ramps-1




Run 18 Evt 5 Time mcm 0 chip 3 chan 3 ramps-1




Run 18 Evt 5 Time mcm 0 chip 3 chan 4 ramps-1




Run 18 Evt 5 Time mcm 0 chip 3 chan 5 ramps-1




Run 18 Evt 5 Time mcm 0 chip 3 chan 6 ramps-1




Run 18 Evt 5 Time mcm 0 chip 3 chan 7 ramps-1




Run 18 Evt 5 Time mcm 0 chip 3 chan 8 ramps-1




Run 18 Evt 5 Time mcm 0 chip 3 chan 9 ramps-1




Run 18 Evt 5 Time mcm 0 chip 3 chan 10 ramps-1




Run 18 Evt 5 Time mcm 0 chip 3 chan 11 ramps-1




Run 18 Evt 5 Time mcm 0 chip 3 chan 12 ramps-1




Run 18 Evt 5 Time mcm 0 chip 3 chan 13 ramps-1




Run 18 Evt 5 Time mcm 0 chip 3 chan 14 ramps-1




Run 18 Evt 5 Time mcm 0 chip 3 chan 15 ramps-1




Run 18 Evt 5 Time mcm 0 chip 4 chan 0 ramps-1




Run 18 Evt 5 Time mcm 0 chip 4 chan 1 ramps-1




Run 18 Evt 5 Time mcm 0 chip 4 chan 2 ramps-1




Run 18 Evt 5 Time mcm 0 chip 4 chan 3 ramps-1




Run 18 Evt 5 Time mcm 0 chip 4 chan 4 ramps-1




Run 18 Evt 5 Time mcm 0 chip 4 chan 5 ramps-1




Run 18 Evt 5 Time mcm 0 chip 4 chan 6 ramps-1




Run 18 Evt 5 Time mcm 0 chip 4 chan 7 ramps-1




Run 18 Evt 5 Time mcm 0 chip 4 chan 8 ramps-1




Run 18 Evt 5 Time mcm 0 chip 4 chan 9 ramps-1




Run 18 Evt 5 Time mcm 0 chip 4 chan 10 ramps-1




Run 18 Evt 5 Time mcm 0 chip 4 chan 11 ramps-1




Run 18 Evt 5 Time mcm 0 chip 4 chan 12 ramps-1




Run 18 Evt 5 Time mcm 0 chip 4 chan 13 ramps-1




Run 18 Evt 5 Time mcm 0 chip 4 chan 14 ramps-1




Run 18 Evt 5 Time mcm 0 chip 4 chan 15 ramps-1




Run 18 Evt 5 Time mcm 0 chip 5 chan 0 ramps-1




Run 18 Evt 5 Time mcm 0 chip 5 chan 1 ramps-1




Run 18 Evt 5 Time mcm 0 chip 5 chan 2 ramps-1




Run 18 Evt 5 Time mcm 0 chip 5 chan 3 ramps-1




Run 18 Evt 5 Time mcm 0 chip 5 chan 4 ramps-1




Run 18 Evt 5 Time mcm 0 chip 5 chan 5 ramps-1




Run 18 Evt 5 Time mcm 0 chip 5 chan 6 ramps-1




Run 18 Evt 5 Time mcm 0 chip 5 chan 7 ramps-1




Run 18 Evt 5 Time mcm 0 chip 5 chan 8 ramps-1




Run 18 Evt 5 Time mcm 0 chip 5 chan 9 ramps-1




Run 18 Evt 5 Time mcm 0 chip 5 chan 10 ramps-1




Run 18 Evt 5 Time mcm 0 chip 5 chan 11 ramps-1




Run 18 Evt 5 Time mcm 0 chip 5 chan 12 ramps-1




Run 18 Evt 5 Time mcm 0 chip 5 chan 13 ramps-1




Run 18 Evt 5 Time mcm 0 chip 5 chan 14 ramps-1




Run 18 Evt 5 Time mcm 0 chip 5 chan 15 ramps-1




Run 18 Evt 5 Time mcm 0 chip 6 chan 0 ramps-1




Run 18 Evt 5 Time mcm 0 chip 6 chan 1 ramps-1




Run 18 Evt 5 Time mcm 0 chip 6 chan 2 ramps-1




Run 18 Evt 5 Time mcm 0 chip 6 chan 3 ramps-1




Run 18 Evt 5 Time mcm 0 chip 6 chan 4 ramps-1




Run 18 Evt 5 Time mcm 0 chip 6 chan 5 ramps-1




Run 18 Evt 5 Time mcm 0 chip 6 chan 6 ramps-1




Run 18 Evt 5 Time mcm 0 chip 6 chan 7 ramps-1




Run 18 Evt 5 Time mcm 0 chip 6 chan 8 ramps-1




Run 18 Evt 5 Time mcm 0 chip 6 chan 9 ramps-1




Run 18 Evt 5 Time mcm 0 chip 6 chan 10 ramps-1




Run 18 Evt 5 Time mcm 0 chip 6 chan 11 ramps-1




Run 18 Evt 5 Time mcm 0 chip 6 chan 12 ramps-1




Run 18 Evt 5 Time mcm 0 chip 6 chan 13 ramps-1




Run 18 Evt 5 Time mcm 0 chip 6 chan 14 ramps-1




Run 18 Evt 5 Time mcm 0 chip 6 chan 15 ramps-1




Run 18 Evt 5 Time mcm 0 chip 7 chan 0 ramps-1




Run 18 Evt 5 Time mcm 0 chip 7 chan 1 ramps-1




Run 18 Evt 5 Time mcm 0 chip 7 chan 2 ramps-1




Run 18 Evt 5 Time mcm 0 chip 7 chan 3 ramps-1




Run 18 Evt 5 Time mcm 0 chip 7 chan 4 ramps-1




Run 18 Evt 5 Time mcm 0 chip 7 chan 5 ramps-1




Run 18 Evt 5 Time mcm 0 chip 7 chan 6 ramps-1




Run 18 Evt 5 Time mcm 0 chip 7 chan 7 ramps-1




Run 18 Evt 5 Time mcm 0 chip 7 chan 8 ramps-1




Run 18 Evt 5 Time mcm 0 chip 7 chan 9 ramps-1




Run 18 Evt 5 Time mcm 0 chip 7 chan 10 ramps-1




Run 18 Evt 5 Time mcm 0 chip 7 chan 11 ramps-1




Run 18 Evt 5 Time mcm 0 chip 7 chan 12 ramps-1



Run 18 Evt 5 Time mcm 0 chip 7 chan 13 ramps-1



Run 18 Evt 5 Time mcm 0 chip 7 chan 14 ramps-1



Run 18 Evt 5 Time mcm 0 chip 7 chan 15 ramps-1

