


























































Time mcm 0 chip 3 chan 0 y0-500




Time mcm 0 chip 3 chan 1 y0-500




Time mcm 0 chip 3 chan 2 y0-500




Time mcm 0 chip 3 chan 3 y0-500




Time mcm 0 chip 3 chan 4 y0-500




Time mcm 0 chip 3 chan 5 y0-500




Time mcm 0 chip 3 chan 6 y0-500




Time mcm 0 chip 3 chan 7 y0-500




Time mcm 0 chip 3 chan 8 y0-500




Time mcm 0 chip 3 chan 9 y0-500




Time mcm 0 chip 3 chan 10 y0-500




Time mcm 0 chip 3 chan 11 y0-500




Time mcm 0 chip 3 chan 12 y0-500



Time mcm 0 chip 3 chan 13 y0-500



Time mcm 0 chip 3 chan 14 y0-500



Time mcm 0 chip 3 chan 15 y0-500

