


























































mcm 0 chip 3 chan 0 ramp2




mcm 0 chip 3 chan 1 ramp2




mcm 0 chip 3 chan 2 ramp2




mcm 0 chip 3 chan 3 ramp2




mcm 0 chip 3 chan 4 ramp2




mcm 0 chip 3 chan 5 ramp2




mcm 0 chip 3 chan 6 ramp2




mcm 0 chip 3 chan 7 ramp2




mcm 0 chip 3 chan 8 ramp2




mcm 0 chip 3 chan 9 ramp2




mcm 0 chip 3 chan 10 ramp2




mcm 0 chip 3 chan 11 ramp2




mcm 0 chip 3 chan 12 ramp2




mcm 0 chip 3 chan 13 ramp2




mcm 0 chip 3 chan 14 ramp2




mcm 0 chip 3 chan 15 ramp2




mcm 0 chip 4 chan 0 ramp2




mcm 0 chip 4 chan 1 ramp2




mcm 0 chip 4 chan 2 ramp2




mcm 0 chip 4 chan 3 ramp2




mcm 0 chip 4 chan 4 ramp2




mcm 0 chip 4 chan 5 ramp2




mcm 0 chip 4 chan 6 ramp2




mcm 0 chip 4 chan 7 ramp2




mcm 0 chip 4 chan 8 ramp2




mcm 0 chip 4 chan 9 ramp2




mcm 0 chip 4 chan 10 ramp2




mcm 0 chip 4 chan 11 ramp2




mcm 0 chip 4 chan 12 ramp2




mcm 0 chip 4 chan 13 ramp2




mcm 0 chip 4 chan 14 ramp2




mcm 0 chip 4 chan 15 ramp2




mcm 0 chip 5 chan 0 ramp2




mcm 0 chip 5 chan 1 ramp2




mcm 0 chip 5 chan 2 ramp2




mcm 0 chip 5 chan 3 ramp2




mcm 0 chip 5 chan 4 ramp2




mcm 0 chip 5 chan 5 ramp2




mcm 0 chip 5 chan 6 ramp2




mcm 0 chip 5 chan 7 ramp2




mcm 0 chip 5 chan 8 ramp2




mcm 0 chip 5 chan 9 ramp2




mcm 0 chip 5 chan 10 ramp2




mcm 0 chip 5 chan 11 ramp2




mcm 0 chip 5 chan 12 ramp2




mcm 0 chip 5 chan 13 ramp2




mcm 0 chip 5 chan 14 ramp2




mcm 0 chip 5 chan 15 ramp2




mcm 0 chip 6 chan 0 ramp2




mcm 0 chip 6 chan 1 ramp2




mcm 0 chip 6 chan 2 ramp2




mcm 0 chip 6 chan 3 ramp2




mcm 0 chip 6 chan 4 ramp2




mcm 0 chip 6 chan 5 ramp2




mcm 0 chip 6 chan 6 ramp2




mcm 0 chip 6 chan 7 ramp2




mcm 0 chip 6 chan 8 ramp2




mcm 0 chip 6 chan 9 ramp2




mcm 0 chip 6 chan 10 ramp2




mcm 0 chip 6 chan 11 ramp2




mcm 0 chip 6 chan 12 ramp2




mcm 0 chip 6 chan 13 ramp2




mcm 0 chip 6 chan 14 ramp2




mcm 0 chip 6 chan 15 ramp2




mcm 0 chip 7 chan 0 ramp2




mcm 0 chip 7 chan 1 ramp2




mcm 0 chip 7 chan 2 ramp2




mcm 0 chip 7 chan 3 ramp2




mcm 0 chip 7 chan 4 ramp2




mcm 0 chip 7 chan 5 ramp2




mcm 0 chip 7 chan 6 ramp2




mcm 0 chip 7 chan 7 ramp2




mcm 0 chip 7 chan 8 ramp2




mcm 0 chip 7 chan 9 ramp2




mcm 0 chip 7 chan 10 ramp2




mcm 0 chip 7 chan 11 ramp2




mcm 0 chip 7 chan 12 ramp2



mcm 0 chip 7 chan 13 ramp2



mcm 0 chip 7 chan 14 ramp2



mcm 0 chip 7 chan 15 ramp2

