



mcm 0 chip 0 chan 0 test1




mcm 0 chip 0 chan 1 test1



mcm 0 chip 0 chan 2 test1




mcm 0 chip 0 chan 3 test1




mcm 0 chip 0 chan 4 test1




mcm 0 chip 0 chan 5 test1



mcm 0 chip 0 chan 6 test1




mcm 0 chip 0 chan 7 test1




mcm 0 chip 0 chan 8 test1




mcm 0 chip 0 chan 9 test1



mcm 0 chip 0 chan 10 test1




mcm 0 chip 0 chan 11 test1




mcm 0 chip 0 chan 12 test1




mcm 0 chip 0 chan 13 test1




mcm 0 chip 0 chan 14 test1




mcm 0 chip 0 chan 15 test1




mcm 0 chip 1 chan 0 test1




mcm 0 chip 1 chan 1 test1




mcm 0 chip 1 chan 2 test1




mcm 0 chip 1 chan 3 test1




mcm 0 chip 1 chan 4 test1




mcm 0 chip 1 chan 5 test1




mcm 0 chip 1 chan 6 test1




mcm 0 chip 1 chan 7 test1




mcm 0 chip 1 chan 8 test1




mcm 0 chip 1 chan 9 test1




mcm 0 chip 1 chan 10 test1




mcm 0 chip 1 chan 11 test1




mcm 0 chip 1 chan 12 test1




mcm 0 chip 1 chan 13 test1



mcm 0 chip 1 chan 14 test1



mcm 0 chip 1 chan 15 test1



mcm 0 chip 2 chan 0 test1



mcm 0 chip 2 chan 1 test1



mcm 0 chip 2 chan 2 test1



mcm 0 chip 2 chan 3 test1



mcm 0 chip 2 chan 4 test1



mcm 0 chip 2 chan 5 test1



mcm 0 chip 2 chan 6 test1



mcm 0 chip 2 chan 7 test1



mcm 0 chip 2 chan 8 test1



mcm 0 chip 2 chan 9 test1



mcm 0 chip 2 chan 10 test1



mcm 0 chip 2 chan 11 test1



mcm 0 chip 2 chan 12 test1



mcm 0 chip 2 chan 13 test1




mcm 0 chip 2 chan 14 test1




mcm 0 chip 2 chan 15 test1




mcm 0 chip 3 chan 0 test1




mcm 0 chip 3 chan 1 test1




mcm 0 chip 3 chan 2 test1




mcm 0 chip 3 chan 3 test1




mcm 0 chip 3 chan 4 test1




mcm 0 chip 3 chan 5 test1




mcm 0 chip 3 chan 6 test1




mcm 0 chip 3 chan 7 test1




mcm 0 chip 3 chan 8 test1




mcm 0 chip 3 chan 9 test1




mcm 0 chip 3 chan 10 test1




mcm 0 chip 3 chan 11 test1




mcm 0 chip 3 chan 12 test1




mcm 0 chip 3 chan 13 test1



mcm 0 chip 3 chan 14 test1



mcm 0 chip 3 chan 15 test1




mcm 0 chip 4 chan 0 test1



mcm 0 chip 4 chan 1 test1



mcm 0 chip 4 chan 2 test1



mcm 0 chip 4 chan 3 test1




mcm 0 chip 4 chan 4 test1



mcm 0 chip 4 chan 5 test1



mcm 0 chip 4 chan 6 test1



mcm 0 chip 4 chan 7 test1




mcm 0 chip 4 chan 8 test1



mcm 0 chip 4 chan 9 test1



mcm 0 chip 4 chan 10 test1



mcm 0 chip 4 chan 11 test1




mcm 0 chip 4 chan 12 test1



mcm 0 chip 4 chan 13 test1



mcm 0 chip 4 chan 14 test1



mcm 0 chip 4 chan 15 test1



mcm 0 chip 5 chan 0 test1



mcm 0 chip 5 chan 1 test1



mcm 0 chip 5 chan 2 test1



mcm 0 chip 5 chan 3 test1



mcm 0 chip 5 chan 4 test1



mcm 0 chip 5 chan 5 test1



mcm 0 chip 5 chan 6 test1



mcm 0 chip 5 chan 7 test1



mcm 0 chip 5 chan 8 test1



mcm 0 chip 5 chan 9 test1



mcm 0 chip 5 chan 10 test1



mcm 0 chip 5 chan 11 test1



mcm 0 chip 5 chan 12 test1



mcm 0 chip 5 chan 13 test1




mcm 0 chip 5 chan 14 test1




mcm 0 chip 5 chan 15 test1




mcm 0 chip 6 chan 0 test1




mcm 0 chip 6 chan 1 test1




mcm 0 chip 6 chan 2 test1




mcm 0 chip 6 chan 3 test1




mcm 0 chip 6 chan 4 test1




mcm 0 chip 6 chan 5 test1




mcm 0 chip 6 chan 6 test1




mcm 0 chip 6 chan 7 test1




mcm 0 chip 6 chan 8 test1




mcm 0 chip 6 chan 9 test1




mcm 0 chip 6 chan 10 test1




mcm 0 chip 6 chan 11 test1




mcm 0 chip 6 chan 12 test1




mcm 0 chip 6 chan 13 test1



mcm 0 chip 6 chan 14 test1



mcm 0 chip 6 chan 15 test1




mcm 0 chip 7 chan 0 test1




mcm 0 chip 7 chan 1 test1



mcm 0 chip 7 chan 2 test1



mcm 0 chip 7 chan 3 test1




mcm 0 chip 7 chan 4 test1




mcm 0 chip 7 chan 5 test1



mcm 0 chip 7 chan 6 test1



mcm 0 chip 7 chan 7 test1




mcm 0 chip 7 chan 8 test1




mcm 0 chip 7 chan 9 test1



mcm 0 chip 7 chan 10 test1



mcm 0 chip 7 chan 11 test1




mcm 0 chip 7 chan 12 test1




mcm 0 chip 7 chan 13 test1



mcm 0 chip 7 chan 14 test1



mcm 0 chip 7 chan 15 test1



mcm 0 chip 0 chan 0 test1



mcm 0 chip 0 chan 1 test1



mcm 0 chip 0 chan 2 test1



mcm 0 chip 0 chan 3 test1



mcm 0 chip 0 chan 4 test1



mcm 0 chip 0 chan 5 test1



mcm 0 chip 0 chan 6 test1



mcm 0 chip 0 chan 7 test1



mcm 0 chip 0 chan 8 test1



mcm 0 chip 0 chan 9 test1



mcm 0 chip 0 chan 10 test1



mcm 0 chip 0 chan 11 test1



mcm 0 chip 0 chan 12 test1



mcm 0 chip 0 chan 13 test1



mcm 0 chip 0 chan 14 test1



mcm 0 chip 0 chan 15 test1



mcm 0 chip 1 chan 0 test1




mcm 0 chip 1 chan 1 test1



mcm 0 chip 1 chan 2 test1



mcm 0 chip 1 chan 3 test1



mcm 0 chip 1 chan 4 test1




mcm 0 chip 1 chan 5 test1



mcm 0 chip 1 chan 6 test1



mcm 0 chip 1 chan 7 test1



mcm 0 chip 1 chan 8 test1




mcm 0 chip 1 chan 9 test1



mcm 0 chip 1 chan 10 test1



mcm 0 chip 1 chan 11 test1



mcm 0 chip 1 chan 12 test1




mcm 0 chip 1 chan 13 test1



mcm 0 chip 1 chan 14 test1



mcm 0 chip 1 chan 15 test1



[illegible][illegible]

The histogram displays two distinct peaks. The first peak is centered around an ADC value of 350, reaching a maximum frequency of approximately 50,000. The second peak is centered around an ADC value of 700, also reaching a maximum frequency of approximately 50,000. There is a significant gap between the two peaks, indicating two well-separated distributions.

[illegible]

A histogram plot showing the distribution of ADC values for the two most significant bits of the output code. The x-axis is labeled "ADC value" and ranges from 0 to 1000 with major ticks every 200 units. The y-axis ranges from 0 to 50,000 with major ticks every 10,000 units. There are two prominent vertical bars: one at approximately 360 reaching a height of about 50,000, and another at approximately 700 also reaching a height of about 50,000. All other bins have zero frequency.

mcm 0 chip 4 chan 0 test1




mcm 0 chip 4 chan 1 test1



mcm 0 chip 4 chan 2 test1



mcm 0 chip 4 chan 3 test1



mcm 0 chip 4 chan 4 test1




mcm 0 chip 4 chan 5 test1



mcm 0 chip 4 chan 6 test1



mcm 0 chip 4 chan 7 test1



mcm 0 chip 4 chan 8 test1




mcm 0 chip 4 chan 9 test1



mcm 0 chip 4 chan 10 test1



mcm 0 chip 4 chan 11 test1



mcm 0 chip 4 chan 12 test1




mcm 0 chip 4 chan 13 test1



mcm 0 chip 4 chan 14 test1



mcm 0 chip 4 chan 15 test1



mcm 0 chip 5 chan 0 test1




mcm 0 chip 5 chan 1 test1



mcm 0 chip 5 chan 2 test1



mcm 0 chip 5 chan 3 test1



mcm 0 chip 5 chan 4 test1




mcm 0 chip 5 chan 5 test1



mcm 0 chip 5 chan 6 test1



mcm 0 chip 5 chan 7 test1



mcm 0 chip 5 chan 8 test1




mcm 0 chip 5 chan 9 test1



mcm 0 chip 5 chan 10 test1



mcm 0 chip 5 chan 11 test1



mcm 0 chip 5 chan 12 test1




mcm 0 chip 5 chan 13 test1



mcm 0 chip 5 chan 14 test1



mcm 0 chip 5 chan 15 test1



mcm 0 chip 6 chan 0 test1




mcm 0 chip 6 chan 1 test1



mcm 0 chip 6 chan 2 test1



mcm 0 chip 6 chan 3 test1



mcm 0 chip 6 chan 4 test1




mcm 0 chip 6 chan 5 test1



mcm 0 chip 6 chan 6 test1



mcm 0 chip 6 chan 7 test1



mcm 0 chip 6 chan 8 test1




mcm 0 chip 6 chan 9 test1



mcm 0 chip 6 chan 10 test1



mcm 0 chip 6 chan 11 test1



mcm 0 chip 6 chan 12 test1




mcm 0 chip 6 chan 13 test1



mcm 0 chip 6 chan 14 test1



mcm 0 chip 6 chan 15 test1




mcm 0 chip 7 chan 0 test1




mcm 0 chip 7 chan 1 test1



mcm 0 chip 7 chan 2 test1



mcm 0 chip 7 chan 3 test1




mcm 0 chip 7 chan 4 test1




mcm 0 chip 7 chan 5 test1



mcm 0 chip 7 chan 6 test1



mcm 0 chip 7 chan 7 test1




mcm 0 chip 7 chan 8 test1




mcm 0 chip 7 chan 9 test1



mcm 0 chip 7 chan 10 test1



mcm 0 chip 7 chan 11 test1




mcm 0 chip 7 chan 12 test1



mcm 0 chip 7 chan 13 test1



mcm 0 chip 7 chan 14 test1



mcm 0 chip 7 chan 15 test1

