




Width ch 0 chip 50 albigpreamp1gain3shaper0decay05




Width ch 1 chip 50 albigpreamp1gain3shaper0decay05




Width ch 2 chip 50 allsigpreamp1gain3shaper0decay05




Width ch 3 chip 50 albigpreamp1gain3shaper0decay05




Width ch 4 chip 50 albsigpreamp1gain3shaper0decay05




Width ch 5 chip 50 allsigpreamp1gain3shaper0decay05




Width ch 6 chip 50 allsigpreamp1gain3shaper0decay05




Width ch 7 chip 50 albsigpreamp1gain3shaper0decay05




Width ch 8 chip 50 albsigpreamp1gain3shaper0decay05




Width ch 9 chip 50 alsigpreamp1gain3shaper0decay05




Width ch 10 chip 50 allsigpreamp1gain3shaper0decay05




Width ch 11 chip 50 allsigpreamp1gain3shaper0decay0




Width ch 12 chip 50 allsigpreamp1gain3shaper0decay0



Width ch 13 chip 50 allsigpreamp1gain3shaper0decay0



Width ch 14 chip 50 allsigpreamp1gain3shaper0decay05



Width ch 15 chip 50 allsigpreamp1gain3shaper0decay0

