.banner { border-top: 3px solid #000; border-bottom: 3px solid #000; background-color: #A7CD93; padding: 0 20px; } .banner p { font-size: 1.0em; } .banner h1 { font-size: 1.0em; } /* unvisited link */ .banner a:link { color: blue; } /* visited link */ .banner a:visited { color: #1B56A2; } /* mouse over link */ .banner a:hover { color: darkblue; } /* selected link */ .banner a:active { color: darkblue; } '#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'>
sru_top Project Status (05/06/2022 - 16:39:44)
Project File: SRU.xise Parser Errors: No Errors
Module Name: sru_top Implementation State: Programming File Generated
Target Device: xc6vlx130t-1ff1156
  • Errors:
No Errors
Product Version:ISE 14.7
  • Warnings:
3586 Warnings (0 new)
Design Goal: Timing Performance
  • Routing Results:
All Signals Completely Routed
Design Strategy: Performance with IOB Packing (unlocked)
  • Timing Constraints:
All Constraints Met
Environment: System Settings
  • Final Timing Score:
0  (Timing Report)
 
Device Utilization Summary [-]
Slice Logic UtilizationUsedAvailableUtilizationNote(s)
Number of Slice Registers 40,652 160,000 25%  
    Number used as Flip Flops 40,645      
    Number used as Latches 6      
    Number used as Latch-thrus 0      
    Number used as AND/OR logics 1      
Number of Slice LUTs 38,482 80,000 48%  
    Number used as logic 35,186 80,000 43%  
        Number using O6 output only 23,925      
        Number using O5 output only 2,139      
        Number using O5 and O6 9,122      
        Number used as ROM 0      
    Number used as Memory 1,977 27,840 7%  
        Number used as Dual Port RAM 1,144      
            Number using O6 output only 1,088      
            Number using O5 output only 2      
            Number using O5 and O6 54      
        Number used as Single Port RAM 0      
        Number used as Shift Register 833      
            Number using O6 output only 437      
            Number using O5 output only 0      
            Number using O5 and O6 396      
    Number used exclusively as route-thrus 1,319      
        Number with same-slice register load 1,064      
        Number with same-slice carry load 255      
        Number with other load 0      
Number of occupied Slices 14,348 20,000 71%  
Number of LUT Flip Flop pairs used 45,288      
    Number with an unused Flip Flop 10,722 45,288 23%  
    Number with an unused LUT 6,806 45,288 15%  
    Number of fully used LUT-FF pairs 27,760 45,288 61%  
    Number of unique control sets 1,629      
    Number of slice register sites lost
        to control set restrictions
5,954 160,000 3%  
Number of bonded IOBs 415 600 69%  
    Number of LOCed IOBs 415 415 100%  
    IOB Flip Flops 134      
    IOB Master Pads 81      
    IOB Slave Pads 81      
    Number of bonded IPADs 6      
        Number of LOCed IPADs 6 6 100%  
    Number of bonded OPADs 4      
        Number of LOCed OPADs 4 4 100%  
Number of RAMB36E1/FIFO36E1s 172 264 65%  
    Number using RAMB36E1 only 172      
    Number using FIFO36E1 only 0      
Number of RAMB18E1/FIFO18E1s 17 528 3%  
    Number using RAMB18E1 only 17      
    Number using FIFO18E1 only 0      
Number of BUFG/BUFGCTRLs 15 32 46%  
    Number used as BUFGs 14      
    Number used as BUFGCTRLs 1      
Number of ILOGICE1/ISERDESE1s 173 600 28%  
    Number used as ILOGICE1s 13      
    Number used as ISERDESE1s 160      
Number of OLOGICE1/OSERDESE1s 123 600 20%  
    Number used as OLOGICE1s 123      
    Number used as OSERDESE1s 0      
Number of BSCANs 0 4 0%  
Number of BUFHCEs 0 120 0%  
Number of BUFIODQSs 0 60 0%  
Number of BUFRs 3 30 10%  
Number of CAPTUREs 0 1 0%  
Number of DSP48E1s 0 480 0%  
Number of EFUSE_USRs 1 1 100%  
Number of FRAME_ECCs 0 1 0%  
Number of GTXE1s 2 20 10%  
Number of IBUFDS_GTXE1s 1 10 10%  
Number of ICAPs 0 2 0%  
Number of IDELAYCTRLs 8 15 53%  
Number of IODELAYE1s 80 600 13%  
Number of MMCM_ADVs 3 10 30%  
Number of PCIE_2_0s 0 2 0%  
Number of STARTUPs 1 1 100%  
Number of SYSMONs 1 1 100%  
Number of TEMAC_SINGLEs 2 4 50%  
Number of RPM macros 1      
Average Fanout of Non-Clock Nets 4.13      
 
Performance Summary [-]
Final Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0) Pinout Data: Pinout Report
Routing Results: All Signals Completely Routed Clock Data: Clock Report
Timing Constraints: All Constraints Met    
 
Detailed Reports [-]
Report NameStatusGenerated ErrorsWarningsInfos
Synthesis ReportCurrentMon Feb 26 11:39:11 202401886 Warnings (0 new)1119 Infos (5 new)
Translation ReportCurrentMon Feb 26 11:40:12 20240460 Warnings (0 new)23 Infos (0 new)
Map ReportCurrentMon Feb 26 11:50:44 20240403 Warnings (0 new)10 Infos (1 new)
Place and Route ReportCurrentMon Feb 26 11:55:02 20240435 Warnings (0 new)2 Infos (0 new)
Power Report     
Post-PAR Static Timing ReportCurrentMon Feb 26 11:56:20 2024004 Infos (0 new)
Bitgen ReportCurrentMon Feb 26 11:59:04 20240402 Warnings (0 new)1 Info (0 new)
 
Secondary Reports [-]
Report NameStatusGenerated
Physical Synthesis ReportCurrentMon Feb 26 11:50:44 2024
WebTalk Log FileCurrentMon Feb 26 11:59:08 2024

Date Generated: 02/26/2024 - 12:57:26