There are three 16 bit status registers (SR1, SR2 and SR3).
All the above signals must be stable during the DSP readout, except READOUT which is latched at rising edge.
