next up previous
Next: Signal timing Up: No Title Previous: Introduction


This section describes in some detail the signal logic, the FASTBUS card and the changes needed on the existing system. It is possible to bypass the logic, in the sense that the HOLD signals are directly taken from WNG1 and WNG2. This will make it possible to run with pre-1995 conditions. This may be useful for debugging and TESTIN runs.

Ulf Mjoernmark
Fri Apr 21 14:33:36 METDST 1995